L Number	Hits	Search Text	DB	Time stamp
1	17755	(forming (PZT or ferroelectric)) with	USPAT;	2002/06/06 13:11
		capacitor	US-PGPUB	
2	46	(amorphous with (PZT or ferroelectric))	USPAT; US-PGPUB	2002/06/06 13:52
İ		with capacitor	USPAT;	2002/06/06 13:52
3	1	(amorphous with (PZT or ferroelectric)) with capacitor and ("O2" and Ar)	US-PGPUB	2002,00,00 13.0.
. 1			USPAT;	2002/06/06 13:53
4	0	<pre>(crystallizing with(PZT or ferroelectric)) same ("O2" and Ar)</pre>	US-PGPUB	
_	^	crystallizing with PZT same ("02" and Ar)	USPAT;	2002/06/06 13:5
5	0	crystallizing with F21 Same (02 and A1)	US-PGPUB	
_	21	crystallizing with PZT	USPAT;	2002/06/06 13:5
6	21	Clystallizing with 121	US-PGPUB	
7	146	annealing with PZT	USPAT;	2002/06/06 13:5
′	140	annealing with 10:	US-PGPUB	
8	6	annealing with PZT with amorphous	USPAT;	2002/06/06 14:05
١	J	u	US-PGPUB	
9	0	annealing with PZT with amorphous same	USPAT;	2002/06/06 14:0
·	_	(("O.sub.2" or ozone) same Ar)	US-PGPUB	
10	0	annealing with PZT with amorphous same	USPAT;	2002/06/06 14:0
	_	("O.sub.2" or ozone)	US-PGPUB	
11	0	annealing with PZT with amorphous same Ar	USPAT;	2002/06/06 14:0
			US-PGPUB	
12	7	PZT with amorphous same Ar	USPAT;	2002/06/06 14:13
			US-PGPUB	
13	6	PZT with amorphous with (oxygen or	USPAT;	2002/06/06 14:1
		"0.sub.2")	US-PGPUB	;
14	3	PZT with amorphous with (Ar or "N.sub.2")	USPAT;	2002/06/06 14:1
			US-PGPUB	0000/06/06 14 1
15	0	PZT with amorphous with (Ar or "N.sub.2")	EPO; JPO;	2002/06/06 14:1
			DERWENT;	
			IBM_TDB EPO; JPO;	2002/06/06 14:1
16	4	1	DERWENT;	2002/00/00 14.1
		"O.sub.2")	IBM TDB	
1.5		PZT with polycrystalline with (Ar or	EPO; JPO;	2002/06/06 14:1
17	0		DERWENT;	2002,00,00
		"N.sub.2")	IBM TDB	
18	o	PZT with polycrystalline with (Ar or	USPAT;	2002/06/06 14:1
10	0	"N. sub.2")	US-PGPUB	
19	1	PZT with perovskite with (Ar or "N.sub.2")	USPAT;	2002/06/06 14:1
19	_	The water possible was the	US-PGPUB	
20	0	PZT with perovskite with (Ar or "N.sub.2")	EPO; JPO;	2002/06/06 14:2
20	_		DERWENT;	
			IBM TDB	
21	0	crystalling with PZT	EPO; JPO;	2002/06/06 14:2
			DERWENT;	
			IBM_TDB	
22	0	crystalling with PZT	USPAT;	2002/06/06 14:2
			US-PGPUB	*
23	146	annealing with PZT	USPAT;	2002/06/06 14:2
			US-PGPUB	1 2002 /06 /06 14.2
24	121	(annealing with PZT) and @ad<=19991029	USPAT;	2002/06/06 14:2
		11 113 mm / 111-15	US-PGPUB	2002/06/06 14:3
25	60	annealing with PZT same (ambient or	USPAT;	2002/00/00 14:3
		atmosphere)	US-PGPUB USPAT;	2002/06/06 14:2
26	45	(annealing with PZT same (ambient or	US-PGPUB	2002/00/00 14.2
0.7		atmosphere)) and @ad<=19991029 annealing with PZT same (ambient or	EPO; JPO;	2002/06/06 14:3
27	2		DERWENT;	12002,00,00 21.0
		atmosphere)	IBM TDB	

DOCUMENT-IDENTIFIER: US 6211035 B1 TITLE: Integrated circuit and method

----- KWIC -----

DEPR:

(FIG. 12f).

FIGS. 12c-12d illustrates sputtering PbO (or Pb) into the Ti (or TiO2) to form an amorphous PbTiO3 (a-PTO) layer containing 10-20% excess Pb atoms (over stoichiometric) and having a thickness of about 8 nm. FIG. 12e shows 250 nm thick layer of $\underline{amorphous\ PZT}$ (a $\underline{-PZT}$) formed on the a-PTO by co-sputtering Pb(Zr.sub.0.5 Ti.sub.0.5)O.sub.3 and PbO targets at 200 C. The **PZT** was crystallized at 500 C. (instead of 520 C. required without the PTO seed layer) or by rapid thermal annealing at 600 C. in an oxygen atmosphere for 20 seconds

CLIPPEDIMAGE= JP405347229A

PAT-NO: JP405347229A

DOCUMENT-IDENTIFIER: JP 05347229 A TITLE: TREATMENT OF FERROELECTRIC

PUBN-DATE: December 27, 1993

INVENTOR-INFORMATION:

NAME

IWAMATSU, SEIICHI

ASSIGNEE-INFORMATION:

NAME

SEIKO EPSON CORP

COUNTRY N/A

APPL-NO: JP04156457

APPL-DATE: June 16, 1992

INT-CL_(IPC): H01G004/12; H01L021/324

US-CL-CURRENT: 361/321.1

ABSTRACT:

PURPOSE: To avoid the deterioration in characteristics and life by a method wherein the ferroelectronic annealed in an inert gas atmosphere is once annealed in an oxygen atmosphere to be annealed again in another insert gas atmosphere.

CONSTITUTION: The movement theory of sodium ions by electric fields and the formation theory of depleted oxygen are advocated for the cause of deterioration in the ferroelectrics. However, neither of them can be confirmed yet and another theory that the hydrogen contained in the ferroelectrics is to be moved by electric fields for the formation of space charges can be verified by the fact that the characteristics of ferroelectrics, when hydrogen annealed, it to be remarkably deteriorated. That is, the hydrogen contained in the

ferroelectric can be discharged by an annealing process in an inert gas

atmosphere thereby enabling the deterioration in characteristics and life of a ferroelectronic body element to be avoided. For example, a PZT film formed by sputter evaporating step in an argon atmosphere is photo-etched away and then after annealing it in argon gas atmosphere to form a polycrystalline PZT film by annealing it again later in oxygen atmosphere, an upper electrode is to be formed.

COPYRIGHT: (C) 1993, JPO&Japio

DERWENT-ACC-NO: 2002-235338

DERWENT-WEEK: 200229

COPYRIGHT 1999 DERWENT INFORMATION LTD

TITLE: Ferroelectric thin film production used as

dielectric material for

capacitor in memory cell involves two-step annealing

process

INVENTOR: CHU, F; EASTEP, B; FOX, G

PATENT-ASSIGNEE: RAMTRON INT CORP[RAMTN]

PRIORITY-DATA: 1999US-0427644 (October 27, 1999),

1997US-0896684 (July 18,

1997) , 1998US-0064465 (April 22, 1998)

PATENT-FAMILY:

PUB-NO PUB-DATE LANGUAGE

PAGES ____ MAIN-IPC

JUS 6287637 B1 September 11, 2001 N/A

007 C23C 014/08

APPLICATION-DATA:

PUB-NO APPL-DESCRIPTOR APPL-NO

APPL-DATE

US 6287637B1 CIP of 1997US-0896684

July 18, 1997

US 6287637B1 CIP of 1998US-0064465

April 22, 1998

US 6287637B1 N/A 1999US-0427644

October 27, 1999

US 6287637B1 CIP of US 6080499

N/A

US 6287637B1 CIP of US 6090443

N/A

INT-CL (IPC): C23C014/08

RELATED-ACC-NO: 1999-083871;2000-531413

ABSTRACTED-PUB-NO: US 6287637B

BASIC-ABSTRACT: NOVELTY - A ferroelectric thin film is

produced by forming a

lead zirconate titanate (PZT) film on a substrate,

annealing the PZT film in a combined argon and oxygen ambient atmosphere during PZT thin film crystallization, and annealing the PZT film in an oxygen ambient atmosphere.

USE - For ferroelectric thin film production used as dielectric material for capacitors in memory cells.

ADVANTAGE - The method controls crystalline texturing of the film, thus enhancing low voltage performance. It reduces energy requirements for producing a favorable texture. As such, the stress/strain relationships on the lattice are reduced and the crystal forms along preferred orientations dictated by the nucleation foundation layer. The method further conserves lead in the bulk of the film, enhancing fatigue performance.

CHOSEN-DRAWING: Dwg.0/3

TITLE-TERMS:

FERROELECTRIC THIN FILM PRODUCE DIELECTRIC MATERIAL CAPACITOR MEMORY CELL TWO STEP ANNEAL PROCESS

DERWENT-CLASS: L03 U11 U12 U14

CPI-CODES: L03-G04A; L04-C12A; L04-C14A; L04-C16;

EPI-CODES: U11-C05G1B; U12-B03B; U12-C02A1; U12-E01A9;

U14-A03;

SECONDARY-ACC-NO:

CPI Secondary Accession Numbers: C2002-071423 Non-CPI Secondary Accession Numbers: N2002-180665 DOCUMENT-IDENTIFIER: US 6258608 B1

TITLE: Method for forming a crystalline perovskite

ferroelectric material in a

semiconductor device

----- KWIC -----

BSPR:

According to an aspect of the present invention, a method of forming a

crystalline perovskite **ferroelectric** material comprises the steps of forming a

lower capacitor electrode layer on an integrated circuit substrate; depositing

an amorphous ferroelectric material layer on the lower capacitor electrode

layer; annealing the amorphous ferroelectric material layer to cause a phase

transformation to a **ferroelectric** crystalline perovskite phase, wherein the

annealing forms a non-perovskite crystalline phase including pyrochlore on a

surface of the **ferroelectric** material layer of crystalline perovskite phase;

selectively removing the non-perovskite crystalline phase from the surface of

the ferroelectric material layer.

According to another aspect of the present invention, a method of fabricating a

ferroelectric capacitor comprises the steps of forming a lower capacitor

electrode on an insulating layer that covers a semiconductor substrate;

depositing an amorphous ferroelectric material layer on the lower capacitor

electrode; annealing the amorphous ferroelectric material layer to cause a

phase transformation to a **ferroelectric** crystalline perovskite phase, wherein

the annealing forms a non-perovskite crystalline phase including pyrochlore on

a top surface of the **ferroelectric** material layer of crystalline perovskite phase; selectively removing the non-perovskite crystalline phase from the surface of the ferroelectric material layer; and forming an upper capacitor electrode over the **ferroelectric** material layer.

BSPR: According to yet another aspect of the present invention, a method of fabricating a **ferroelectric capacitor** comprises the steps of forming a lower capacitor electrode on an insulating layer that covers a semiconductor substrate; depositing an amorphous ferroelectric material layer on the lower capacitor electrode; annealing the amorphous ferroelectric material layer to cause a phase transformation to a **ferroelectric** crystalline perovskite phase, wherein the annealing forms a non-perovskite crystalline phase including

pyrochlore on a top surface of the ferroelectric material layer of crystalline perovskite phase; removing the non-perovskite crystalline phase by sequentially performing dry etching and wet etching; and forming an upper capacitor electrode over the ferroelectric material layer.

According to yet another aspect of the present invention, a method of fabricating a **ferroelectric capacitor** comprises the steps of forming a lower capacitor electrode on an insulating layer that covers a semiconductor substrate; depositing an amorphous ferroelectric material layer on the lower capacitor electrode; annealing the amorphous ferroelectric material layer so as to cause a phase transformation to a **ferroelectric** crystalline perovskite phase, wherein the annealing forms a non-perovskite

crystalline phase including

pyrochlore on a top surface of the **ferroelectric** material layer of crystalline perovskite phase; selectively removing the non-perovskite crystalline phase from the surface of the **ferroelectric** material layer; forming an upper capacitor electrode over the ferroelectric material layer; sequentially patterning the upper capacitor electrode, the ferroelectric material layer of crystalline perovskite phase and the lower capacitor electrode, thereby forming the ferroelectric capacitor.

DEPR:

In accordance with yet another aspect of the illustrated embodiment, a method is provided for fabricating a ferroelectric capacitor. The method includes providing a semiconductor substrate having an insulating layer thereover, forming a lower capacitor electrode, depositing an

amorphous ferroelectric

material layer on the lower capacitor electrode, annealing the amorphous

ferroelectric material layer to cause a phase

transformation to a ferroelectric

crystalline perovskite phase, wherein the annealing forms a non-perovskite

crystalline phase including pyrochlore on a surface of the ferroelectric

material layer of crystalline perovskite phase, removing the non-perovskite crystalline phase, and forming an upper capacitor

CLPV:

electrode.

depositing an amorphous ferroelectric material layer on the lower capacitor electrode;

CLPV:

depositing an amorphous ferroelectric material layer on the lower capacitor electrode;

CLPV:
depositing an amorphous ferroelectric material layer on the lower capacitor
electrode; annealing the amorphous ferroelectric material layer to cause a phase transformation to a ferroelectric crystalline perovskite phase, wherein the annealing forms a non-perovskite crystalline phase including pyrochlore on a top surface of the ferroelectric material layer of crystalline perovskite phase;



(12) United States Patent Jung

(10) Patent No.:

US 6,258,608 B1

(45) Date of Patent:

Jul. 10, 2001

(54) METHOD FOR FORMING A CRYSTALLINE PEROVSKITE FERROELECTRIC MATERIAL IN A SEMICONDUCTOR DEVICE

(75) Inventor: Dong-jin Jung, Suwon (KR)

(73) Assignee: Samsung Electronics Co., Ltd.,

Kyungki-do (KR)

Subject to any disclaimer, the term of this (*) Notice: patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/477,410

Jan. 4, 2000 (22) Filed:

Foreign Application Priority Data (30)

(KR) 1999-1610 Jan. 20, 1999 (51) Int. Cl.⁷ H01L 21/00

(52) U.S. Cl. 438/3; 438/396; 438/691 (58) Field of Search 438/253, 396, 438/3, 48, 712, 733, 692, 690, 691; 257/295

References Cited U.S. PATENT DOCUMENTS

5 258.093 *	11/1993	Maniar 156/	526
5.728.603	3/1998	Emesh et al 437/	235
6,051,914	4/2000	Nishiwaki 310/	358

* cited by examiner

(56)


Primary Examiner-Caridad Everhart Assistant Examiner-Calvin Lee


(74) Attorney, Agent, or Firm-The Law Offices of Eugene M. Lee, PLLC

ABSTRACT (57)

A method of forming a crystalline perovskite ferroelectic layer without a non-perovskite crystalline phase, includes depositing an amorphous ferroelectric material layer on a semiconductor substrate, annealing the amorphous ferroelectric material layer, and sequentially dry etching and wet etching the top surface of the ferroelectric material layer, such that non-perovskite crystalline phase is removed from the ferroelectric material layer.

22 Claims, 11 Drawing Sheets





DOCUMENT-IDENTIFIER: US 6146905 A

TITLE: Ferroelectric dielectric for integrated circuit

applications at

microwave frequencies

----- KWIC -----

BSPR:

annealing the layer of amorphous ferroelectric precursor material at a

temperature sufficient to cause a phase transformation to a ferroelectric fine

grained polycrystalline perovskite phase, the annealing step comprising heating

in an oxygen containing atmosphere in the presence of water vapour, and

providing a second capacitor electrode thereon.

CLPW:

annealing the layer of amorphous ferroelectric precursor material at a

temperature sufficient to cause a phase transformation to a fine grained

ferroelectric polycrystalline perovskite phase, the annealing step comprising

heating in an oxygen containing atmosphere in the presence of water vapour and

providing a second capacitor electrode thereon.

DOCUMENT-IDENTIFIER: US 5728603 A TITLE: Method of forming a crystalline ferroelectric dielectric material for an integrated circuit

----- KWIC -----

BSPR:

According to another aspect of the present invention there is provided a method of forming an integrated circuit structure comprising a

ferroelectric capacitor
structure the method comprising: providing a substrate and
providing thereon a

first <u>capacitor</u> electrode; providing on the electrode a layer of crystalline

perovskite <u>ferroelectric capacitor</u> dielectric material, by steps comprising:

depositing a layer of amorphous ferroelectric precursor material, and annealing

the layer of amorphous ferroelectric precursor material at a temperature

sufficient to cause a phase transformation to a

ferroelectric crystalline

perovskite phase, the annealing step comprising heating in an oxygen containing atmosphere in the presence of water vapour and providing a second **capacitor** electrode thereon.

HLee4_Job_1_of_1

Printed by HPS Server for

EAST

Printer: cp4_3c03_gbfhptr

Date: 06/06/02

Time: 14:11:28

Document Listing

Document	Selected Pages	Page Range
US005854499	17	1 - 17
Total (1)	17	-



United States Patent [19]

Nishioka

Patent Number: [11]

5,854,499

Date of Patent: [45]

Dec. 29, 1998

[54]	FERROELECTRIC FILM CAPACITOR WITH
	INTERGRANULAR INSULATION

[75] Inventor: Yasushiro Nishioka, Ibaraki, Japan

[73] Assignee: Texas Instruments Incorporated, Dallas, Tex.

[21] Appl. No.: 501,840

Jul. 12, 1995 Filed: [22]

Foreign Application Priority Data [30]

[JP] Japan 6-159966 Jul. 12, 1994 [51] Int. Cl.⁶ H01L 27/02

U.S. Cl. 257/295; 257/310; 438/240

Field of Search 257/295, 306, 257/310; 438/240

[56] References Cited

U.S. PATENT DOCUMENTS

4,713,157	12/1987	McMillan et al.	20	4/192.11
4,772,985	9/1988	Yasomoto et al.		361/321

5,206,788	4/1993	Larson et al	257/295
		Mihara et al	
		Nashimoto et al.	

FOREIGN PATENT DOCUMENTS


5-347391	12/1993	Japan	 257/295

Primary Examiner-Tom Thomas Assistant Examiner—David B. Hardy Attorney, Agent, or Firm-Gerald E. Laws; Richard L. Donaldson


ABSTRACT [57]


A method of making ferroelectric film capacitors with sufficient yield for application to ULSI. In a first embodiment, after formation of a first ferroelectric film as the capacitor ferroelectric film, a very thin second ferroelectric film is deposited to fill the cavity portions generated between the crystal grains. This reduces the leakage current and increases the capacitor yield. In second embodiment, the cavity portions are filled with an insulating layer.


12 Claims, 9 Drawing Sheets





Dec. 29, 1998

















































Dec. 29, 1998





























FERROELECTRIC FILM CAPACITOR WITH INTERGRANULAR INSULATION

FIELD OF THE INVENTION

This invention pertains to a semiconductor device, and more specifically to a ferroelectric film capacitor that, when used in a semiconductor memory, has a high yield and a low leakage current.

BACKGROUND OF THE INVENTION

In conventional technology, in order to increase the integration degree of the semiconductor device, efforts have been made to reduce the size of the structural elements. For the dynamic memory (DRAM) which requires fine capaci- 15 to a first embodiment of the invention. tors with high capacitances, application of ferroelectric films with very high specific dielectric constant is attractive. For example, several conventional technologies have been developed (such as that disclosed in P. J. Bhattacharya, et al.: Jpn. J. Appl. Phys., Vol. 32 (1993), pp. 4103-4106).

In the technology disclosed by Bhattacharya, et al., when (Ba,Sr)TiO₃ (referred to as "BST" hereinafter) film is formed on Pt substrate, the crystal of the film is grown in cylindrical form, and a specific dielectric constant as high as about 300 can be guaranteed. When capacitors are formed 25 by using this type of film, it is possible to form capacitors with excellent insulating characteristics. On the other hand, however, many capacitors formed in this way have large leakage current or have initial short-circuit problems. Consequently, it is difficult to guarantee the yield to the level 30 appropriate for mass production of DRAM and other ultra-LSI. Study of the reason indicates that cavities are formed on the intergranular crystal boundaries. One of the purposes of this invention is to provide a type of capacitor and its manufacturing method that can well guarantee the yield to 35 the level appropriate for application in manufacturing ultra-LSI.

Also, for semiconductor devices, in particular, DRAM, capacitors with small areas are needed. In order to realize this type of capacitor, ferroelectric films made of (Ba,Sr) 40 TiO₃, Pb(Zr,Ti)O₃, etc., with high dielectric constants are attractive.

However, when these films are used to form capacitors, although the capacitors formed have excellent insulating characteristics, for many capacitors formed in this case, the leakage current is nevertheless high or initial short-circuit problems may take place, and it is impossible to guarantee the yield high enough for application of ULSI such as DRAM. One of the purposes of this invention is to provide capacitors which guarantee a yield sufficiently high for ULSI application and their manufacturing method.

SUMMARY OF INVENTION

A first ferroelectric film, having cavity portions among its 55 crystal grains, is formed as the dielectric material of the capacitor. Then a second ferroelectric film much thinner than the first ferroelectric film is deposited to fill the cavity portions formed among the crystal grains, so that capacitors as another form, after formation of the ferroelectric film, since an insulating layer is filled into the cavity portions among the crystal grains, it is possible to form ferroelectric films for forming capacitors with small leakage current and

By means of the invention, it is possible to have excellent insulating characteristics between the capacitors of DRAM

and the upper and lower electrodes, low leakage current, and reduced chance of initial short-circuit problems.

As a result, it is possible to minimize the leakage of the electric charge stored in the ferroelectric capacitor of DRAM. Consequently, it is possible to prolong the refresh cycle over that in the conventional method. Or, when the refresh cycle is maintained unchanged, it is possible to reduce the area of the memory cell. Consequently, it is possible to manufacture semiconductor memory devices with improved yield, appropriate for mass production.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a cross-section of an intermediate processing step in the manufacture of a ferroelectric capacitor according

FIG. 2 is a cross-section illustrating another step in the manufacture of the capacitor of FIG. 1.

FIG. 3 is a cross-section illustrating an intermediate processing step in the manufacture of a ferroelectric capacitor according to a second embodiment of the invention.

FIG. 4 is a cross-section illustrating an intermediate processing step in the manufacture of the ferroelectric capacitor of FIG. 3.

FIG. 5 is a cross-section illustrating an intermediate processing step in the manufacture of a ferroelectric capacitor of a third embodiment of the invention.

FIG. 6 is a cross-sectional illustrating an intermediate processing step in the manufacture of the ferroelectric capacitor of FIG. 5.

FIG. 7 is a cross-sectional view illustrating a further step in the manufacture process of the ferroelectric capacitor of FIG. 5.

FIG. 8 is a cross-sectional view illustrating an intermediate processing step in the manufacture of a ferroelectric capacitor according to a fourth embodiment of the invention.

FIG. 9 is a cross-sectional view illustrating an intermediate processing step in the manufacture of the ferroelectric capacitor in the fourth embodiment of this invention.

FIG. 10 is a cross-sectional view of the main portion illustrating the manufacture of the ferroelectric capacitor in a fifth embodiment of this invention.

FIG. 11 is a cross-sectional view illustrating an intermediate processing step in the manufacture of the ferroelectric capacitor in the fifth embodiment of this invention.

FIG. 12 is a cross-sectional view of the main portion illustrating the manufacture of the ferroelectric capacitor in the fifth embodiment of this invention.

FIG. 13 is a cross-sectional view illustrating a ferroelectric (BST) capacitor film for explanation of the precondition of the invention.

FIG. 14 is a cross-sectional view illustrating an intermediate processing step of the ferroelectric (BST) capacitor film in a sixth embodiment of this invention.

FIG. 15 is a cross-section illustrating the manufacture of the ferroelectric (BST) capacitor in the sixth embodiment of this invention.

FIG. 16 is a cross-section illustrating an intermediate with small leakage current and high yield are formed. Also, 60 processing step of the ferroelectric (BST) capacitor film in a seventh embodiment of this invention.

> FIG. 17 is a cross-sectional view of the main portion illustrating the manufacture of the ferroelectric (BST) capacitor in the seventh embodiment of this invention.

> FIG. 18 is a cross-sectional view illustrating an intermediate processing step of the ferroelectric (BST) capacitor film in an eighth embodiment of this invention.

4

FIG. 19 is a cross-sectional view of the main portion of the ferroelectric (BST) capacitor in the eighth embodiment of this invention.

FIG. 20 is a cross-sectional view illustrating an intermediate processing step of the ferroelectric (BST) capacitor 5 film in a ninth embodiment of this invention.

FIG. 21 is a cross-sectional view of the main portion of the ferroelectric (BST) capacitor in the ninth embodiment of this invention.

FIG. 22 is a cross-sectional view illustrating an intermediate processing step of the ferroelectric (BST) capacitor film in a tenth embodiment of this invention.

FIG. 23 is a cross-sectional view of the main portion of the ferroelectric (BST) capacitor in the tenth embodiment of $_{15}$ this invention.

FIG. 24 is a cross-sectional view illustrating an intermediate processing step of the ferroelectric (BST) capacitor film in Embodiment 11 of this invention.

FIG. 25 is a cross-sectional view of the main portion of ²⁰ the ferroelectric (BST) capacitor in Embodiment 11 of this invention.

FIG. 26 is a cross-sectional view illustrating an intermediate processing step of the ferroelectric (BST) capacitor film in Embodiment 12 of this invention.

FIG. 27 is a cross-sectional view of the main portion of the ferroelectric (BST) capacitor in Embodiment 12 of this invention.

FIG. 28 is a cross-sectional view illustrating an interme- 30 diate processing step of the ferroelectric (BST) capacitor film in Embodiment 13 of this invention.

FIG. 29 is a cross-sectional view of the main portion of the ferroelectric (BST) capacitor in Embodiment 13 of this invention.

In the FIGS, 1 is an oxidized Si substrate, 2 is a TiN film, 3 is a Pt film (lower electrode), 4 is a crystal BST film, 5 is an amorphous STO film, 6 is a crystal PZT film, 7 is an amorphous STO film, 8 is an amorphous BST film, and 9 is an amorphous PZT film.

DESCRIPTION OF EMBODIMENTS

FIG. 1, illustrates the precondition of a first embodiment.

A TiN film 2 with a thickness of about 50 nm is formed as an adhesive layer on oxidized silicon substrate 1 by sputtering, and then a 200 nm thick Pt film 3 is formed by sputtering. Next, a BST film 4 with a thickness of about 200 nm is deposited by using BST ceramic target material in an O₂/Ar mixed gas. In this case, the film is formed with the substrate temperature at about 650° C., and crystallized BST film 4 is formed. This is because if the temperature is lower than 500° C., the dielectric constant of the amorphous BST formed is about 30, much smaller than the specific dielectric constant of about 300 for the crystallized BST.

Finally, a Pt upper electrode is formed. In this way, a capacitor is formed. Evaluation of the electrical characteristics of this capacitor indicates that for this type of crystalline BST film, the chance of problems caused by initial insulation breakdown is high, and it is impossible to guarantee a yield high enough for capacitors of ultra-LSI. Results of analysis of the BST film on a transmission electron microscope and detailed analysis of the electrical characteristics indicate that as shown in FIG. 1, it is quite possible that the initial insulation breakdown of the BST film is due to the cavities generated on the intergranular crystal boundaries of BST film 5.

It is estimated that this cavity portion leads to short-circuits between the upper electrode and the lower electrode as Pt invades when the upper electrode Pt film is formed on the cavity portion.

Consequently, in an embodiment of this invention, a test was made to repair the defects by forming laminated ferroelectric films to fill the cavities.

In the following, the concept of Embodiment 1 of this invention will be explained with reference to FIGS. 1 and 2. In Embodiment 1, the cavity defects of BST film 4 are repaired by applying a layer of SrTiO₃ (STO). After the configuration shown in FIG. 1 was formed, amorphous STO film 5 with a film thickness of 10 nm or less was formed on BST film 4 at substrate temperature of about 400° C. Then, a Pt upper electrode with a thickness of about 200 nm was formed using the sputtering method.

This can be performed by using the conventional lithographic method for manufacturing capacitors. Also, since EST film 4 was crystallized, its specific dielectric constant reached about 300.

However, the specific dielectric constant of STO film 5 is as small as 20. Consequently, the electrostatic capacitance of the laminated configuration is smaller than that of the monolayer configuration of BST film 4 by about 25%. However, due to this laminated configuration, the leakage current of the film can be improved by about 2 orders of magnitude, and the initial insulation breakdown rate caused by cavities of BST film 4 can be significantly reduced. Consequently, the yield of the capacitors formed can be increased significantly. The effects of this invention may also be realized by forming the laminated ferroelectric films from different types of materials. In this case, the effect is particularly significant.

According to this invention, by crystallizing the amorphous STO film, the effect can be further improved. That is, after formation of the amorphous STO film, heat treatment is performed at 650° C. in oxygen to perform crystallization. In this case, the specific dielectric constant can be increased to about 150. Consequently, the decrease of the overall electrostatic capacitance of the capacitor can be suppressed to about 10%. Also, the yield can be increased.

In the following, another embodiment of this invention will be explained with reference to FIGS. 3 and 4. In this embodiment, amorphous STO is deposited on the crystallized Pb(Zr,Ti)O3 film (PZT). As shown in FIG. 3, on oxidized silicon substrate 1, a TiN film 2 with a thickness of about 50 nm was formed as an adhesive layer using the sputtering method. Then, a Pt film 3 with a thickness of 200 nm was formed by the sputtering method. Then, a crystallized PZT film 6 was formed using the sol-gel method. In this processing step, a solution prepared by dissolving organic compounds of metals of Pb, Zr, Ti, etc., in an organic solvent was coated by means of the spin coating method to 55 form a layer with thickness of about 200 nm on Pt film 3. Then, baking was performed at about 150° C. to remove the organic solvent and moisture. Then, in order to crystallize the amorphous film, it was heat treated in an oxygen atmosphere at 650° C. However, when PZT film 6 was crystallized, contraction took place, forming cavities on the intergranular crystal boundaries as shown in FIG. 3. Then, as shown in FIG. 4, at a substrate temperature of about 400° C., an amorphous STO film 7 with a thickness of about 10 nm or less was formed on PZT film 6. Then, Pt upper electrode with a thickness of about 200 nm was formed. Then, the conventional lithographic method was used to form the capacitor. As PZT film 6 was crystallized, the specific dielectric constant reached about 600. However, the specific dielectric constant of amorphous STO film 5 is as small as 20. Consequently, the electrostatic capacitance of the laminated configuration is smaller than that of the monolayer configuration of PZT film 6 by about 60%. However, due to this laminated configuration, the leakage current of the film can be improved by about 3 orders of magnitude, and the initial insulation breakdown rate caused by cavities in PZT film 6 can be significantly reduced.

Consequently, the yield of the capacitors formed can be increased significantly.

According to this invention, the effect can be improved by crystallization of the amorphous STO film. That is, after formation of the amorphous STO film, heat treatment is performed at 650° C. in oxygen to bring about crystallization. In this case, the specific dielectric constant can be increased to about 150. Consequently, decrease of the overall electrostatic capacitance of the capacitor can be suppressed to about 20%. Also, there is no adverse influence on the yield.

In the following, another embodiment of this invention will be explained with reference to FIGS. 5 and 6. In the embodiment, an amorphous STO film is deposited on a crystallized BST film or PZT film so as to improve the characteristics of the ferroelectric material. However, the 25 STO film used has a relatively low specific dielectric constant. If an amorphous BST film with a higher dielectric constant is used instead, the decrease in the electrostatic capacitance can be reduced, and the characteristics can be further improved. FIG. 5 is a diagram illustrating another 30 ferroelectric film. In this embodiment, first of all, on oxidized silicon substrate 1, a TiN film 2 with a thickness of about 50 nm was formed as an adhesive layer using the sputtering method. Then, a Pt film 3 with a thickness of 200 nm was formed by sputtering. Then, a crystallized PZT film 35 6 was formed using the sol-gel method. In this processing step, a solution prepared by dissolving organic compounds of metals of Pb, Zr, Ti, etc., in an organic solvent was coated by means of the spin coating method to form a layer with a thickness of about 200 nm on Pt film 3. Then, [the 40 substrates] were baked at about 150° C. to remove the organic solvent and moisture. Then, in order to crystallize the amorphous film, there was heat treatment in an oxygen atmosphere at 650° C. However, when PZT film 6 was crystallized, contraction took place, forming cavities on the 45 intergranular crystal boundaries as shown in FIG. 3. FIG. 6 is a cross-sectional view of the ferroelectric film. At a substrate temperature of about 500° C., an amorphous BST film 8 with a thickness of about 10 nm or less was formed on PZT film 6. Then, Pt upper electrode with a thickness of 50 about 200 nm was formed. Then, the conventional lithographic method was used to form the capacitor. As PZT film 6 was crystallized, the specific dielectric constant reached about 600. On the other hand, the specific dielectric constant of amorphous BST film 8 is 30, that is, larger than the 55 specific dielectric constant of 20 for the amorphous STO film. Consequently, the electrostatic capacitance of the laminated configuration is smaller than that of the monolayer configuration of PZT film 6 by only about 30%. On the other hand, due to this laminated configuration, the leakage cur- 60 rent of the film can be improved by about 3 orders of magnitude, and the initial insulation breakdown rate caused by cavities of PZT film 6 can be significantly reduced. Consequently, the yield of the capacitors formed can be increased significantly.

According to this invention, the effect can be improved by crystallization of the amorphous BST film. That is, after

formation of the amorphous STO film, heat treatment is carried out at 650° C. in oxygen to perform crystallization. In this case, the specific dielectric constant can be increased to about 300. Consequently, decrease of the overall electrostatic capacitance of the capacitor can be suppressed to about 10%. Also, there is no adverse influence on the yield.

The same effect has also been observed by depositing amorphous PZT film on the crystal BST film. That is, as the specific dielectric constant of the amorphous PZT film is about 40, the increase in the electrostatic capacitance can be further suppressed, and it is possible to form ferroelectric films for capacitors with higher yield.

In the embodiments, the second ferroelectric film, either of amorphous or crystal form, increases the overall thickness of the film. Consequently, while the yield can be improved, a decrease in the electrostatic capacitance becomes inevitable. In another embodiment designed to solve this problem, the second ferroelectric film was removed by means of the dry etching method, leaving the second ferroelectric film on the cavity portions of the substrate alone. This embodiment can be explained with reference to FIGS. 7-9. In this embodiment, first of all, on oxidized silicon substrate 1, a TiN film 2 with a thickness of about 50 nm was formed as an adhesive layer using the sputtering method. Then, a Pt film 3 with a thickness of 200 nm was formed by sputtering. Then, a crystallized PZT film 6 was formed using the sol-gel method. In this processing step, a solution prepared by dissolving organic compounds of metals of Pb, Zr, Ti, etc., in an organic solvent was coated by the spin coating method to form a layer with a thickness of about 200 nm on Pt film 3. Then, [the substrates] were baked at about 150° C. to remove the organic solvent and moisture. Then, in order to crystallize the amorphous film, heat treatment was carried out in an oxygen atmosphere at 650° C. However, when PZT film 6 was crystallized, contraction took place, forming cavities on the intergranular crystal boundaries as shown in FIG. 7. Then, as shown in FIG. 8, at a substrate temperature of about 500° C., an amorphous STO film 7 with a thickness of about 10 nm or less was formed on PZT film 6. Then, as shown in FIG. 9, etch-back was performed in Ar plasma for an amount corresponding to 10 nm [of thickness], leaving amorphous STO film 7 selectively on the cavity portions of the intergranular crystal boundary of PZI film 6 alone. In this case, due to the etch-back operation in Ar plasma, oxygen hole defects, etc. are formed in the PZT film of the substrate. Consequently, the leakage current rises significantly. This would be a disadvantage. According to this embodiment, however, after etching back the STO film, heat treatment was carried out at a temperature appropriate for repairing the defects. In this way, it is possible to prevent a rise in the leakage current. By using this method, the initial insulation breakdown rate due to cavities in PZT film 6 can be reduced, and the yield of the capacitors formed can be increased.

In this embodiment, there is no decrease in the electrostatic capacitance of the capacitor. In particular, the size of the cavities on the intergranular crystal boundary of the PZT film is usually a few nm. Consequently, even when the insulating film with a low specific dielectric constant is filled into these cavities, the change in the electrostatic capacitance of the capacitor is still negligible.

In the embodiments, amorphous BST films were formed on PZT films. However, the same effect can also be realized when amorphous PZT film is formed on a BST film.

In yet another embodiment of this invention, the PZT film as the second ferroelectric film is removed by dry etching, leaving only the second ferroelectric material on the cavity portions of the ferroelectric material of the substrate. This embodiment can be explained with reference to FIGS. 10-12. In this embodiment, first of all, on oxidized silicon substrate 1, a TiN film 2 with a thickness of about 50 nm was formed as an adhesive layer using the sputtering method. Then, a Pt film 3 with a thickness of 200 nm was formed by sputtering. Then, a crystallized BST film 4 was formed using the sol-gel method. In this processing step, a solution prepared by dissolving organic compounds of metals of Ba, 10 Sr, Ti, etc., in an organic solvent was coated by the spin coating method to form a layer with a thickness of about 200 nm on Pt film 3. Then, [the substrates] were baked at about 150° C. to remove the organic solvent and moisture. Then, in order to crystallize the amorphous film, heat treatment 15 was carried out in an oxygen atmosphere at 650° C. However, when BST film 4 was crystallized, contraction took place, forming cavities on the intergranular crystal boundaries as shown in FIG. 10. Then, as shown in FIG. 11, at a substrate temperature of about 500° C., an amorphous 20 PZT film 9 with a thickness of about 10 nm or less was formed on BST film 4. Then, as shown in FIG. 12, etch-back was performed in Ar plasma for an amount corresponding to 10 nm [of thickness], leaving amorphous PZT film 9 selectively on the cavity portions of the intergranular crystal 25 boundary of BST film 4 alone. In this case, due to the etch-back operation in Ar plasma, defects of oxygen holes, etc., are formed in the BST film of the substrate. Consequently, the leakage current rises significantly. This would be a disadvantage. According to this embodiment, 30 however, after etching back the PZT film, heat treatment was carried out at a temperature appropriate for repairing the defects. In this way, it is possible to prevent a rise in the leakage current. By using this method, the initial insulation breakdown rate due to cavities in BST film 4 can be reduced, 35 and the yield of the capacitors formed can be increased.

In this embodiment, there is no decrease in the electrostatic capacitance of the capacitor.

This invention may also be applied to ferroelectric materials other than BST. That is, the substantial effects can also be displayed when the ferroelectric films in the embodiments contain the following structural elements: SrTiO3, BaTiO₃, (Pb,La)(Zr,Ti)O₃, Pb(Zr,Ti)O₃, PbTiO₃, etc.

In the above, explanation of this invention has been made with reference to the sputtering method and the sol-gel method. However, conventional methods, such as the CVD method, the MOD method, etc., may also be used as the growing method. In particular, when the sol-gel method is used to form the ferroelectric film, cavities are formed frequently on the intergranular crystal boundary during the crystallization operation, and the effect of this invention is particularly significant.

In the explanation, examples were presented with reference to the ferroelectric films for the DRAM capacitors, which form the background of this invention by the present inventors. However, this invention is not limited to this embodiment. For example, this invention may also be used for the capacitors of pseudo SRAM, the capacitors of [capacitors] used in semiconductor IC devices.

In the following, another embodiment of this invention will be explained with reference to FIGS. 13-29.

In FIG. 13 which illustrates the precondition of this embodiment, a Ti film 103 with a thickness of about 50 nm 65 realized by adopting the dry etching method. is formed as an adhesive layer on oxidized silicon substrate 101 by means of the sputtering method, and a 200 nm thick

Pt film 104 is formed by means of the sputtering method. Then, a BST film 105 with a thickness of about 200 nm is deposited by using BST ceramic target material in an O2/Ar mixture gas. In this case, the film is formed with the substrate temperature at about 650° C., and crystallized BST film 105 is formed. This is because if the temperature is lower than 500° C., the dielectric constant of the amorphous BST formed is about 18, much smaller than the specific dielectric constant of about 300 for the crystallized BST. Finally, a Pt upper electrode is formed. In this way, a capacitor is formed. Evaluation of the electrical characteristics of this capacitor indicates that the chance of the problems caused by initial insulation breakdown of the BST film is high, and it is impossible to guarantee an yield high enough for capacitors of ULSI. Results of analysis of the BST film on a transmission electron microscope and detailed analysis of the electrical characteristics indicate that as shown in FIG. 13, it is quite possible that the initial insulation breakdown of the BST film is due to the cavities generated on the intergranular crystal boundaries of BST film 105. It is estimated that this cavity portion leads to short circuit between the upper electrode and the lower electrode as Pt invades when the upper electrode Pt film is formed on the cavity portions. Consequently, in an embodiment of this invention, the cavities in the capacitor portion of the semiconductor device are filled up by an insulating film so as to increase the yield of the BST film.

In the following, another embodiment of this invention (Embodiment 6) will be explained with reference to FIGS. 14 and 15. FIG. 14 shows the structure of a TiN film 103 with a thickness of about 50 nm formed on oxidized silicon substrate 101 as an adhesive layer using the sputtering method, and a Pt film 104 with a 200 nm thickness formed by the spattering method. Then, a BST film 105 with a thickness of about 200 nm was deposited by using a BST ceramic target in an O2/Ar gas mixture. In this case, the substrate temperature was maintained at about 650° C. to crystallize BST film 105. In this embodiment, the cavities of BST film 105 are filled up by spin-on glass (SOG), an oxide of silicon. A precursor of SOG in liquid form was coated on the entire surface of the wafer by using a spinner (rotating coater) at a rotating speed in the range of 1000-5000 rpm. Then, [the substrates] were baked at a temperature in the range of 100-200° C. (depending on the boiling point of the solvent), followed by final curing at a temperature in the range of 350-450° C. FIG. 14 is a diagram illustrating the configuration in which the cavities of BST film 105 are filled up by SOG film 106 having a composition similar to SiO₂. FIG. 15 is a diagram illustrating the configuration in which the cavities are filled up by SOG film 106 after etching by hydrofluoric acid (HF) diluted to about 1% to remove an amount corresponding to the thickness of SOG film 106. In FIG. 14, the cavities are shown enlarged. Actually, the size of the cavities is a few nm or smaller. Consequently, it is easy for SOG to remain in the cavities in the etching operation. After this configuration was formed, a Pt upper electrode 107 with a thickness of about 200 nm was formed by the sputtering method, followed by conventional lithography to form the desired capacitor. As the yield is very high for the capacitors formed in this case, the yield may be condensers for boosting the word lines, and other types of 60 appropriate for use in forming the capacitors for DRAMs of the future. Also, the effective specific dielectric constant is as high as about 300.

In the embodiment, etching of the SOG was performed using the wet method. However, the same effect can be

In the following, yet another embodiment of this invention will be explained with reference to FIGS. 16 and 17. In this embodiment, a BST film 105 was formed by using the same method as in said Embodiment 6. Then, an oxide film 108 was formed by means of plasma CVD in Ar/O2 atmosphere by using an organic oxysilane, such as Si(OC₂H₅)₄, at about 450° C. Usually, this oxide film is called TEOS film. FIG. 16 is a cross-sectional view illustrating the configuration in which the cavities of BST film 105 are filled by TEOS film 108 with a composition similar to SiO2. Then, as shown in FIG. 17, etching was performed by hydrofluoric acid (HF) diluted to about 1% to remove an amount corresponding to 10 the thickness of TEOS film 108. The cavity is filled with TEOS film 108 to form the structural element. In this case, since most of the BST film as the ferroelectric film is not etched off by HF, the BST film was not damaged in this treatment. After this configuration was formed, a Pt upper 15 electrode 107 with a thickness of about 200 nm was formed by the sputtering method, followed by the conventional lithography to form the desired capacitor. As the yield is very high for the capacitors formed in this way, the yield may be appropriate for use in forming capacitors for 20 DRAMs of the future. Also, it was found that the effective specific dielectric constant of the BST film is as high as about 300. In the embodiment, etching of the SOG [sic; TEOS] was performed using the wet method. However, the same effect can be realized by adopting the dry etching 25

In the following, yet another embodiment of this invention will be explained with reference to FIGS. 18 and 19. In this embodiment, a BST film 105 was formed in the same way as in the above embodiment. Then, a CVD oxide film 30110 was deposited on BST film 105 as shown in FIG. 18, by means of the ambient pressure CVD method, in which monosilane (SiH₄) was reacted in a temperature range from about 300° C. to 500° C. As a result, the cavities of BST film 105 are filled by CVD oxide film 110 with a composition 35 similar to SiO₂. Then, dry etching was performed to remove an amount corresponding to the thickness of said CVD oxide film 110. In this case, the etching gases that can be used to etch CVD oxide film 110 may be the conventional etching gases for oxide film, such as CF₄/H₂ gas mixture, CHF₃, 40 CHF_/SF_/He gas mixture, etc. When these etching gases are used, the selectivity of the etching rate of CVD oxide film 110 with respect to BST film 105 is very high. Consequently, as shown schematically in FIG. 19, it is possible to leave CVD oxide film 110 selectively in the 45 cavity portions without damaging BST film 105. In this embodiment, etching of CVD oxide film 110 was performed using the dry etching method. However, it is also possible to adopt the wet method as adopted in the embodiments. Then, a Pt upper electrode 107 with a thickness of about 200 nm 50 was formed by the sputtering method, followed by conventional lithography to form the desired capacitor. Since the yield is very high for capacitors formed in this way, the yield may be appropriate for use in forming capacitors for DRAMs of the future. Also, the effective specific dielectric 55 constant is as high as about 300.

In the following, yet another embodiment of this invention will be explained with reference to FIGS. 20 and 21. In this embodiment, a BST film 105 was formed in the same way as in Embodiment 6. Then, a CVD-TiO₂ film 111 was 60 deposited on BST film 105 as shown in FIG. 20, by means of the reduced-pressure CVD method, in which reaction was performed between tetraisopropoxytitanium Ti(i-OC₃H₇)₄ and oxygen in a temperature range from about 300° C. to 500° C. As a result, the cavities of BST film 105 are filled 65 by TiO₂ film 111 with a composition similar to TiO₂ [sic]. Then, dry etching was performed to remove an amount

corresponding to the thickness of said CVD TiO₂ film 111. In this case, the etching gases that can be used to etch CVD TiO₂ film 111 may be the conventional etching gases for oxide film, such as CF₄/H₂ gas mixture, CHF₃, CHF₃/SF₆/He gas mixture, etc. When these etching gases are used, the selectivity of the etching rate of CVD TiO₂ film 111 with respect to BST film 105 is very high. Consequently, as shown schematically in FIG. 21, it is possible to leave CVD TiO₂ film 111 selectively in the cavity portions. Then, a Pt upper electrode 107 with a thickness of about 200 nm was formed by the sputtering method, followed by conventional lithography to form the desired capacitor. Since the yield is very high for capacitors formed in this way, the yield may be appropriate for use in forming capacitors for DRAMs of the future. Also, the effective specific dielectric constant is as high as about 300.

In this embodiment, the CVD method was adopted for forming TiO2 film 111. This, however, is merely for illustrating the concept of this embodiment. As a matter of fact, other methods, such as the sol-gel method, may also be used. In the sol-gel method, the TiO₂ film is formed as follows: a precursor is prepared by diluting tetraisopropoxytitanium Ti(i-OC₃H₇)₄ or other organic compound of metal by an organic solvent, such as methoxyethanol (CH₃OCH₂CH₂OH), acetic acid (CH₃COOH), or butanol (C₄H₈OH); then, the precursor is coated by means of the spin coating method, etc., on the BST film. The same effects as described above can be realized for the film formed using this method. In the embodiment, a TiO2 film is used to fill the cavities of the BST film. However, it is also possible to use other materials, such as ZrO₂, HfO, ScO, Y₂O₃, V₂O₅, Nb₂O₅, etc. For example, to form a ZrO₂ film, the ZrO₂ film may be formed from Zr(OCH₃H₇)₄ or Zr(OCH₄H₈)₄ using the CVD method or the sol-gel method to fill the cavities of the BST film.

In the following, yet another embodiment of this invention will be explained with reference to FIGS. 22 and 23. In this embodiment, a BST film 105 was formed in the same way as in Embodiment 6. Then, a CVD Ta₂O₅ film 112 was deposited on BST film 105, by means of the reducedpressure CVD method, in which a reaction was carried out between tantalum pentoethoxy Ta₂(i-OC₃H₇)₅ and oxygen in a temperature range from about 400° C. to 500° C. As a result, the cavities of BST film 105 were filled by Ti₂O₅ film 112 with a composition similar to Ta₂O₅ as shown in FIG. 22. Then, dry etching was performed to remove the thick portion of Ta₂O₅ film 112. In this case, the etching gases that can be used to etch Ti₂O₅ film 112 may be the conventional etching gases for oxide film, such as CF₄/H₂ gas mixture, CHF₃, CHF₃/SF₆/He gas mixture, etc. When these etching gases are used, the selectivity of the etching rate of Ta₂O₅ film 112 with respect to BST film 105 is very high. Consequently, as shown schematically in FIG. 23, it is possible to leave Ta₂O₅ film 112 selectively in the cavity portions. Then, a Pt upper electrode 107 with a thickness of about 200 nm was formed by the sputtering method, followed by conventional lithography to form the desired capacitor. Since the yield is very high for the capacitors formed in this way, the yield may be appropriate for use in forming capacitors for DRAMs of the future. Also, the effective specific dielectric constant is as high as about 300.

In this embodiment, the CVD method was adopted for forming Ta_2O_5 film 112. This, however, is merely for illustrating the concept of this embodiment. As a matter of fact, it is also possible to adopt the sputtering method. Usually, when the Ta_2O_5 film is to be formed by means of the sputtering method, the operation can be carried out easily in Ar containing about 10% oxygen.

12

In the following, yet another embodiment of this invention will be explained with reference to FIGS. 24 and 25. As shown in FIG. 24, a BST film 105 was formed in the same way as in Embodiment 6. Then, a hafnium oxide HfO film 113 was formed by means of the sputtering method in a temperature range from about 400° C. to 500° C. in an argon gas containing about 10% oxygen. As a result, the cavities of BST film 105 are filled by hafnium [oxide] film HfO 113 as shown in FIG. 24. Then, dry etching was performed to remove an amount corresponding to the thickness of said hafnium oxide HfO film 113. In this case, the etching gases that can be used to etch hafnium oxide film 113 may be the conventional etching gases for oxide film, such as CF_a/H, gas mixture, CHF₃, CHF₃/SF₆/He gas mixture, etc. When these etching gases are used, the selectivity of the etching rate of hafnium oxide film 113 with respect to BST film 105 is very high. Consequently, as shown schematically in FIG. 25, it is possible to leave hafnium oxide film 113 selectively in the cavity portions. Then, a Pt upper electrode 107 with a thickness of about 200 nm was formed by sputtering 20 method, followed by conventional lithography to form the desired capacitor. Since the yield is very high for the capacitors formed in this way, the yield may be appropriate for use in forming capacitors for DRAMs of the future. Also, the effective specific dielectric constant is as high as about 25

In this embodiment, the sputtering method was adopted for forming hafnium oxide film HfO 113. This, however, is merely for illustrating the concept of this embodiment. As a matter of fact, other methods, such s the CVD method, 30 sol-gel method, etc., may also be used.

In the following, yet another embodiment of this invention will be explained with reference to FIGS. 26-27. In this case, heat treatment was performed at about 650° C. in an oxygen atmosphere for about 30 min. Consequently, Ti was 35 diffused from Ti film 103 (or TiN) acting as an adhesive layer below Pt film 104 through the Pt film's intergranular crystal boundaries and was deposited to cover the cavities; it was oxidized in oxygen to form a TiO, film 114. This phenomenon has been confirmed by analysis on a transmis- 40 sion electron microscope. Also, the configuration displayed in this case has the intergranular crystal boundaries of BST film 105 free of cavities also covered. After Pt upper electrode 107 was formed, the electrical characteristics were evaluated. It was found that not only were the initial 45 insulation problems of the capacitor solved, but also the leakage current flowing through the intergranular crystal boundaries—a disadvantage of the conventional methodwas reduced. In this case, the specific dielectric constant of BST film 105 is about 300, and there is no decrease in the 50 specific dielectric constant due to implementation of this embodiment.

In the following, yet another embodiment of this invention will be explained with reference to FIGS. 28–29. In the embodiments, the capacitors were manufactured by using Pt 55 film 104 as the electrode below ferroelectric BST film 105. However, the Pt film has some disadvantages. For example, it is very difficult to perform dry etching, and it may contain radioactive impurities that may cause errors in the software. Consequently, it becomes a problem for the introduction of 60 the ferroelectric films into the manufacturing process of ULSI. In this embodiment, a capacitor manufacturing method without using Pt film 104 was adopted. As shown in FIG. 28, in the same way as in Embodiment 6, BST film 105 was formed directly on TiN film 116 as an adhesive layer, 65 followed by heat treatment at about 650° C. for about 30 min in an oxygen atmosphere, so that the Ti diffused from TiN

film 116 acting as the adhesive layer through the intergranular crystal boundaries of the BST film, and was oxidized and deposited to form TiO2 films 114 and 115 that cover the cavities and intergranular crystal boundaries. FIG. 29 is a diagram illustrating the configuration in which electrodes were formed on the ferroelectric film. The phenomenon of deposition on the ferroelectric film has been confirmed by the analysis on a transmission electron microscope. After Pt upper electrode 107 was formed, the electrical characteristics were evaluated. It was found that not only were the initial insulation problems of the capacitor solved, but also the leakage current flowing through the intergranular crystal boundaries—a disadvantage in the conventional method was reduced. In this case, the specific dielectric constant of BST film 105 is about 100, which is about 1/3 the specific dielectric constant of 300 of the BST films in Embodiments 6-12. This is believed to be related to the fact that a very thin TiO₂ film 117 was formed on the surface of TiN film 116 by the oxygen plasma as the BST film was formed. However, the insulation breakdown voltage of this BST film 105 is increased nearly three times. As the specific dielectric constants of the oxide film/nitride films used for the conventional DRAM capacitors are in the range of 4-7, the specific dielectric constant of 100 in this embodiment is within the effective range.

The embodiments do not imply that ferroelectric materials other than BST cannot be used. That is, the ferroelectric films of this invention may also contain SrTiO₃, BaTiO₃, (Pb,La)(Zr,Ti)O₃, Pb(Zr,Ti)O₃, PbTiO₃, etc., as the structural elements. Also, for the inserted films for suppressing growth of the cylindrical crystal in the films, the elements that form ferroelectric films and their oxides may also be contained. In the explanation of the growth method of the ferroelectric film in this invention, the sputtering method has been used as an example. However, other methods may also be adopted as the growth method, such as the CVD method, the sol-gel method using spin coating, etc. In particular, when the ferroelectric film is formed using the sol-gel method, the amorphous ferroelectric material is usually crystallized due to heat treatment. The effects of this invention are significant.

The above explanation pertains to the application of ferroelectric films in DRAM capacitors, which is the background of this invention. However, this invention is not limited to this application. For example, this invention may also be used for the pseudo-SRAM capacitors, capacitors for boosting word lines, and other types of [capacitors] used in semiconductor IC devices.

The following is a brief description of the typical effect of the invention disclosed in this patent application.

That is, according to this invention, by laminating ferroelectric films or by filling the cavity portions generated between the crystal grains after formation of the ferro-electric film with an insulating layer, it is possible to form ferroelectric films with small leakage current and high yield.

Claim:

- 1. A semiconductor device including a ferroelectric film capacitor having a laminated configuration, the ferroelectric film capacitor comprising:
 - a substrate;
 - a lower electrode formed over the substrate;
 - a first ferroelectric film formed over the lower electrode, the first ferroelectric film being crystallized and having intergranular cavities substantially passed through to the surface of the lower electrode;
 - a second ferroelectric film formed over the first ferroelectric film, materials of the second ferroelectric film

being filled in the intergranular cavities of the first ferroelectric film; and

an upper electrode formed over the second ferroelectric film.

- 2. The semiconductor device of claim 1 wherein the 5 second ferroelectric film is made of a material different from the material of the first ferroelectric film.
- 3. The semiconductor device of claim 1 wherein the second ferroelectric film is amorphous.
- 4. The semiconductor device of claim 1 wherein the 10 second ferroelectric film is formed by crystallization from an amorphous material.
- 5. The semiconductor device of claim 1 wherein the first and second ferroelectric films contain one or more of the following materials: (Ba,Sr)TiO₃, SrTiO₃, BaTiO₃, (Pb,La) 15 (Zr,Ti)O₃, Pb(Zr,Ti)O₃, and PbTiO₈.

6. The semiconductor device of claim 1 further comprising an insulative layer disposed between the lower electrode

and the substrate.

- 7. The semiconductor device of claim 1 further compris- 20 ing an adhesive layer disposed between the lower electrode and the substrate.
- 8. The semiconductor device of claim 1 wherein the upper electrode is in direct contact with the first ferroelectric film.

- 9. A semiconductor device including a ferroelectric film capacitor having a laminated configuration, the ferroelectric film capacitor comprising:
 - a substrate;
- a lower electrode formed over the substrate;
 - a ferroelectric film formed over the lower electrode, the ferroelectric film being crystallized and having intergranular cavities substantially passed through to the surface of the lower electrode;
- an insulating oxide film, of a material different from the ferroelectric film, formed over the ferroelectric film, materials of the insulating oxide film being filled in the intergranular cavities of the ferroelectric film; and
- an upper electrode formed over the insulating oxide film. 10. The semiconductor device of claim 9 wherein the upper electrode is in direct contact with the ferroelectric layer.
- 11. The semiconductor device of claim 9 further comprising an insulative layer disposed between the lower electrode and the substrate.
- 12. The semiconductor device of claim 9 further comprising an adhesive layer disposed between the lower electrode and the substrate.

HPS Trailer Page for

EAST

UserID: HLee4_Job_1_of_1

Printer: cp4_3c03_gbfhptr

Summary

Document	Pages	Printed	Missed
US005854499	17	17	0
Total (1)	17	17	0

HLee4_Job_1_of_1

Printed by HPS Server for

EAST

Printer: cp4_3c03_gbfhptr

Date: 06/06/02

Time: 14:33:43

Document Listing

Document	Selected Pages	Page Range
JP405347229A	2	1 - 2
Total (1)	2	-

(19)日本国特新庁 (JP) (12) 公開特許公報 (A)

(11)特許出願公開番号

特開平5-347229

(43)公開日 平成5年(1993)12月27日

(51)Int.Cl.5

庁内整理番号 識別記号

FΙ

技術表示箇所

H01G 4/12 HOIL 21/324 418

Z 8617-4M

審査請求 未請求 請求項の数2(全 2 頁)

(21)出願番号

特願平4-156457

(22)出願日

平成 4年(1992) 6月16日

(71)出願人 000002369

セイコーエブソン株式会社

東京都新宿区西新宿2丁目4番1号

(72)発明者 岩松 誠一

長野県諏訪市大和3丁目3番5号セイコー

ェブソン株式会社内

(74)代理人 弁理士 鈴木 喜三郎 (外1名)

(54)【発明の名称】 強誘電体の処理方法

(57)【要約】

【目的】特性劣化や寿命劣化の無い強誘電体素子を提供

【構成】強誘電体の処理方法に関し、

- (1) 強誘電体を不活性雰囲気中にてアニール処理す る。
- (2) 強誘電体を酸素雰囲気中にてアニール処理した 後のアニール処理を、不活性雰囲気中にてアニール処理 する事とする。

【効果】 長寿命で、劣化の無い強誘電体素子を提供す る事ができる。

【特許請求の範囲】

【請求項1】 強誘電体を不活性雰囲気中にてアニール 処理する事を特徴とする強誘電体の処理方法。

1

【請求項2】 強誘電体を酸素雰囲気中にてアニール処 理した後のアニール処理を、不活性雰囲気中にてアニー ル処理する事とする事を特徴とする強誘電体の処理方 法。

【発明の詳細な説明】

[0001]

方法に関する。

[0002]

【従来の技術】従来、強誘電体は強誘電体結晶育成後、 または強誘電体膜形成後は、酸素雰囲気のみにてアニー ルするのが通例であった。

[0003]

【発明が解決しようとする課題】しかし、上記従来技術 では強誘電体の素子特性の劣化や寿命の劣化を充分に防 止する迄には到らないと云う課題があった。

【0004】本発明はかかる従来技術の課題を解決し、 特性劣化や寿命劣化の無い強誘電体素子を提供する事を 目的とする。

[0005]

【課題を解決するための手段】上記課題を解決し、上記 目的を達成する為に、本発明は、強誘電体の処理方法に 関し、(1) 強誘電体を不活性雰囲気中にてアニール 処理する手段を取る事、及び、(2) 強誘電体を酸素 雰囲気中にてアニール処理した後のアニール処理を、不 活性雰囲気中にてアニール処理する事とする手段を取る 事、等の手段を取る。

[0006]

【作用】強誘電体素子の劣化の原因にはナトリュウム・ イオンの電界による移動説および酸素空乏生成説等があ るが、いずれも確証はなく、むしろ強誘電体に含有され た水素が電界により移動し、空間電荷を生成する作用が ある為であり、この事は、強誘電体を水素アニールする と特性劣化が激しくなるところから、証明できる訳であ り、不活性雰囲気中でのアニール処理は、強誘電体に含 有されている水素を放出する作用があり、為に強誘電体 素子の特性劣化や寿命劣化を防止する作用がある。 [0007]

【実施例】以下、実施例により本発明を詳述する。 【0008】いま、チタン酸ジルコン酸鉛(以下PZ T)を強誘電体の一例として、述べると、白金、白金一 パラジュウム、白金ーロジュウムあるいはルテニュウム 一珪素等から成る電極に挟まれたPZT素子による記憶 素子を製作する場合、PZTの単結晶体や多結晶体の板 状表面に前記電極を形成するか、基板上に下部電極を蒸 【産業上の利用分野】本発明は強誘電体のアニール処理 10 着・ホト・エッチング後PZTを3000オングストロ ーム厚程度以下にアルゴン雰囲気中でスパッタ蒸着しア モルファスPZT膜とし、該PZT膜をホト・エッチン グ後に酸素雰囲気中にて750度で30分のアニール処 理して多結晶PZT膜とした後、上部電極を蒸着・ホト エッチング処理で形成する訳であるが、この酸素アニ ールはPZT中の酸素空乏を埋め、ストイッキオメトリ **―を得て、電気的特性を一定のレベルに安定化させるの** には役立ってはいるが、充分では無く、酸素空乏が無い にもかかわらず、記憶素子として動作させると109回 20 の書き込み・消去のサイクルで劣化する。この劣化の原 因は、記憶素子への電圧の印加による酸素空乏の生成と 言われていたが、酸素空乏の無い初期状態から電圧印加 により空間電荷の増大は認められるが、必ずしも酸素空 乏の増加は認められず、電気的特性の変動は、アルゴ ン、ヘリュウム、窒素等の不活性ガス雰囲気や真空中等 の不活性雰囲気中で500度以上で30分程度以上のア ニールを施すと、水素ガスの脱ガスが認められ、電気的 特性も記憶素子として1015回以上の書き込み・消去も 可能となる。これは、PZT膜に限らず、予め酸素空乏 30 の無い板状のPZT単結晶体や多結晶体を不活性雰囲気 中でアニールした場合でも同様である。

> 【0009】本例では、強誘電体としてチタン酸ジルコ ン酸鉛を一例として示したが、チタン酸バリュウムやチ タン酸ストロンチュウムやチタン酸ビスマスあるいはゲ ルマニューム酸鉛等の他の強誘電体にも適用できる事は 云うまでもない。

[0010]

【発明の効果】本発明により長寿命で、劣化の無い強誘 電体素子を提供する事ができる効果がある。

HPS Trailer Page for

EAST

UserID: HLee4_Job_1_of_1

Printer: cp4_3c03_gbfhptr

Summary

Document	Pages	Printed	Missed
JP405347229A	2	2	0
Total (1)	2	2	0